

Daniele De Sensi, Salvatore Di Girolamo, Saleh Ashkboos, Shigang Li, Torsten Hoefler


Flare: Flexible In-Network Allreduce







IN-NETWORK ALLREDUCE




2x traffic reduction compared to host-based allreduce




2x bandwidth improvement

MISSING FEATURES



Custom
**operators and
datatypes**




Support for
sparse data



Reproducibility

EXISTING SWITCHES ARCHITECTURES



FLARE



Programmable switch
architecture



Set of **algorithms**




Performance and
memory occupancy
models




Programmable switch **architecture**


SWITCH ARCHITECTURE



SWITCH ARCHITECTURE




PsPIN ARCHITECTURE



ADVANTAGES



Processing
functions specified
as **C kernels**



Coverage of
more use cases




We can fit
512 cores + memory



Algorithms


KEY FEATURES



Where to store
the data




How to access
the data



How to manage
sparse data

KEY FEATURES



Where to store
the data



How to access
the data



How to manage
sparse data

DATA TRANSMISSION

Host 0

Packet 0,0

Packet 0,1


Packet 0,2

Packet 0,3


Packet 0,4

DATA AGGREGATION

Host 0	Packet 0,0	Packet 0,1	Packet 0,2	Packet 0,3	Packet 0,4
Host 1	Packet 1,0	Packet 1,1	Packet 1,2	Packet 1,3	Packet 1,4
Host 2	Packet 2,0	Packet 2,1	Packet 2,2	Packet 2,3	Packet 2,4



PACKET SCHEDULING



KEY FEATURES



Where to store
the data




How to access
the data




How to manage
sparse data


SHARED BUFFER CONTENTION



SHARED BUFFER CONTENTION



SHARED BUFFER CONTENTION



HOW TO REDUCE CONTENTION

Staggered sending

Single buffer



Minimal
memory
occupancy



High
contention

Multiple buffers



Higher
memory
occupancy



Lower
contention

Tree



Highest
memory
occupancy



No contention



Reproducible

PERFORMANCE AND MEMORY MODELLING

Fig. 3. Flexible in Network Abundance

The aggregation of the packets belonging to the same block can be done in different ways and has a direct impact on the maximum bandwidth that can be achieved by the switch in the maximum number of cycles it needs to aggregate a packet. Because we have K cores (and we will show this in the case). The maximum bandwidth achievable by the switch is expressed as δ . We assume the switch receives a packet every δ cycles and we can then express δ as $\delta = \min\{\frac{1}{K}, \frac{1}{K}, \frac{1}{K}\}$ and δ are determined by the specific switch and network design, and we show in Section 6 how to properly optimize the computation so to minimize δ .



Figure 4. Utilization of input buffers, cores, and working memory during an in-network aggregation on a switch with 4 cores, processing the data shown in Figure 1.

4.2 Input Buffers Memory

While being processed, the packets occupy input buffers memory, as long as the handler duration. Additionally, if there are no cores available for scheduling the packet, the packet waits in the input buffers memory until a core becomes available. In the example in Figure 4, we depict this situation with a striped pattern in purple. The input buffer occupancy in a queue waiting to be processed. We denote the maximum size of these queues with Q . For example, Core 1 has $Q = 4$ and Core 2 has $Q = 4$. We model and analyze this in detail in Section 5.

4.3 Working Memory

We mentioned that the memory is partitioned among multiple aggregations, and in the example, we assume three buffers have been allocated to this specific reduction. For simplicity, we also assume each block is aggregated on a single buffer. However, we have several concurrent buffers per block could be used, for example, to reduce contention, and in Section 6 we describe different possibilities for organizing the working memory. To avoid running out of memory, each host can have a number of "in-flight" blocks not larger than the number of aggregation buffers assigned to that address. In our example, the hosts and the fourth block only after the first block is fully reduced and the buffer has been released. We can use Little's Law [59] to determine how many aggregation buffers should be allocated to each allocation. Because we have F packets per block (three in this case, equal to the number of hosts), the target bandwidth (in blocks per cycle), can be simply defined as

δ / F . We define with δ the latency (in cycles) to process a block. At the number of buffers needed to aggregate a block. Then, each aggregator needs a working memory (in number of buffers) equal to $\delta \cdot F = 4 \cdot 3 = 12$.

5 BUCKETS SCHEDULING AND INPUT BUFFERS OCCUPANCY

By default, packets are scheduled to the cores with a First Come First Serve (FCFS) policy, so that they are evenly distributed across the system. For the exposition, we also assume that we size the time between the reception of two subsequent packets (i.e., or equal than its service time (i.e., the time between the sending and the reception of two subsequent packets). Under these conditions, on average packets will never be enqueued because they will always find an available core. In general, however, packets might be enqueued, and a packet is dropped or congestion is notified before filling the queue. In PoP networks the L1 memory of the switch is partitioned across multiple clusters of cores (Figure 4) to allow for the processing of a specific cluster. For example, if we assume to have 2 cores per cluster, and that Buffer 0 is allocated on the cluster of Core 0 and 1, then the handler running on Core 2 would need to access a remote L1 memory. By doing so, it incurs a higher latency (up to 2x higher [11]) compared to accesses in its local L1 memory. To only have a local L1 access and improve performance, we restrict the processing of packets belonging to the same block to a subset of cores (located on the same cluster). To keep the workload balanced among all the available cores, then also guaranteeing line-rate processing, we adopt hierarchical FCFS scheduling: we assign some subset of cores to the same block, and different blocks to different subsets. Even that need to be enqueued, thus increasing the occupancy of the packets buffers memory. We analyze this more in detail in Section 5.

To understand the impact of scheduling decisions on the input buffers occupancy, we illustrate in Figure 5 three different scenarios (O, Q, and Q) and we report in Table 2 some variables we use in our analysis. In scenario O packets are received from four hosts in the same color belong to the same block and must be processed together. The member inside each packet represents the host from which it is received by the switch. Because each packet might spend some time in the queue (this is, in general, different from the time when a core starts to process it). Due to congestion and unfairness, arrival rate can be unevenly assigned, and there might be gaps between the time we assume the simplest case where all packets are received at the switch has K cores (4 in this case). For 1 packet, that we assume that a packet is received by the switch can be carried in the packet as an optional header, processed by the power and communicated to the packet scheduler.

Fig. 5. Impact of intra-block interarrival time and hierarchical FCFS scheduling on packets memory occupancy.




Figure 5. Impact of intra-block interarrival time and hierarchical FCFS scheduling on packets memory occupancy.

one packet every 8 seconds (8 in this case), and that each core has a service time $t = 4$ seconds in the example. Because the service time of the switch is $\delta = 4$, if packets are evenly distributed the switch can process the packets at line rate. We also define λ as the interarrival time of the packets within a block ($\lambda \geq 1$ on scenario O). On the right part of the figure we show a detail of what happens in scenario O. Core 1 receives a packet every 4 seconds, and its service time is 4 seconds, packets are never enqueued.

On scenario Q (Figure 5), packets belonging to the same block, time is 4 seconds, packets are never enqueued.

On scenario Q (Figure 5), packets belonging to the same block, time is 4 seconds, packets are never enqueued.

Scenario	Number of packets per block	Number of packets per core	Number of packets per host	Number of packets per block in the queue	Number of packets per host in the queue	Number of packets per host in the queue	Number of packets per host in the queue
O	4	1	4	4	4	4	4
Q	4	1	4	4	4	4	4
Q	4	1	4	4	4	4	4
Q	4	1	4	4	4	4	4
Q	4	1	4	4	4	4	4
Q	4	1	4	4	4	4	4
Q	4	1	4	4	4	4	4
Q	4	1	4	4	4	4	4

Table 2. Parameters used in the scheduling model.

a solution called suggested sending, that consists in having each host sending the packets in a different order so that, on average, packets belonging to the same block can be scheduled in a specific subset of cores, while not increasing the size of the queues and, thus, the input buffer occupancy. Moreover as we show in Section 6.1, suggested sending is also helpful in reducing contention on the shared aggregation buffers. In general, the maximum λ we can send in aggregated sending depends on the number of blocks to be sent. In the example in scenario Q if we would have only 2 blocks, the λ would be half of that we have when having 4 blocks. In general, we have $\lambda \geq \frac{1}{K} \cdot \lambda$.

Input buffer occupancy. Because we are considering bursty arrival times of the cores, we can't use Little's Law [59] to compute the average number of packets in the switch, because it would consider an average core and would not capture differences between the three scenarios. Instead, we first compute the interarrival time of packets in a host to a specific core. Then, we indicate with λ_c packets arrive at a subset of 3 cores with an interarrival $\lambda_c = \frac{1}{3} \cdot \lambda$. Packets arrive at a subset of 3 cores are evenly distributed among the cores. This is because we have higher than 1 packet per core at a burst because we have F packets per core are received for each block. The maximum queue length $Q = \frac{\delta}{\lambda_c} \cdot \delta = \frac{1}{3} \cdot 4 = 5$ (1- $\frac{1}{3}$) and the core can contain up to 5 packets. Accordingly, we can express the maximum number of packets in the switch (including those being currently processed by each core) as:

$$Q = (Q + 1)K = \frac{\delta}{\lambda_c} \cdot \delta + K$$

This equation shows the relationship between the scheduling decision and the input buffer occupancy (e.g., the smaller λ , the higher the input buffer occupancy). It can also be used to compute the latency L in process a block and, thus, the working memory occupancy (Section 4.3). Indeed, the latency can be computed as the time the switch waits for all the packets of the block to be received (($F - 1$))x λ), plus the time spent aggregating the packet and the time includes before the time spent processing the packet spends Q cycles in the queue. In the worst case, a packet spends Q cycles in


KEY FEATURES



Where to store
the data




How to access
the data




How to manage
sparse data


SPARSE DATA STORAGE - ARRAY




SPARSE DATA STORAGE – HASH TABLE



DATA FILL-IN





TWO-LEVEL APPROACH







Evaluation

RESULTS – SINGLE SWITCH



RESULTS - 64 NODES, 2-LEVELS FAT TREE




Communication time of a ResNet50 iteration with sparsified gradients (0.2% density)


CONCLUSIONS

ETH zürich spcl.inf.ethz.ch [@spcl_eth](https://twitter.com/spcl_eth) SPCL


STATE OF THE ART LIMITATIONS



No custom operators and datatypes



No support for sparse data




No reproducibility guarantees

6

ETH zürich spcl.inf.ethz.ch [@spcl_eth](https://twitter.com/spcl_eth) SPCL

SWITCH ARCHITECTURE




The diagram shows a data flow from Switch Ports through a Parser to a Processing Unit (PsPIN). The PsPIN is connected to Routing Tables and a Crossbar. The Crossbar connects to a Packet Scheduler and a Command Unit. The Packet Scheduler and Command Unit are connected to four clusters (Cluster 0 to Cluster 3). Each cluster contains DMA, TCDM, and CSCHED components. The clusters are connected to L2 Packet Memory, L2 Program Memory, and L2 Handler Memory.

PsPIN: A high-performance low-power architecture for flexible in-network compute - S. Di Girolamo et al. - ISCA'21

18

ETH zürich spcl.inf.ethz.ch [@spcl_eth](https://twitter.com/spcl_eth) SPCL

CONTENTION - STAGGERED SENDING




The diagram illustrates a staggered sending architecture. A switch (S3) is connected to four hosts (H0, H1, H2, H3). Each host has a unique set of colored shapes representing data elements. The switch is connected to a Packet Scheduler and a Packet Handler (L2 Handler Memory). The Packet Scheduler is connected to two clusters (Cluster 0 and Cluster 1), each containing DMA, TCDM, and CSCHED components.

28


ETH zürich spcl.inf.ethz.ch [@spcl_eth](https://twitter.com/spcl_eth) SPCL

RESULTS - 64 NODES, 2-LEVELS FAT TREE



Time (ms)

Architecture	Time (ms)
Host-Based Dense	~17
Flare Dense	~9
Host-Based Sparse	~8
Flare Sparse	~5



Traffic (GiB)

Architecture	Traffic (GiB)
Host-Based Dense	~29
Flare Dense	~16
Host-Based Sparse	~25
Flare Sparse	~1

Communication time of a ResNet50 iteration with sparsified gradients

49